Glasgow RCE Info Set up See here for hardware set up: RCESetUp Running the RCE software Make sure to have set up symbolic link to RCE area, i.e. ln s /afs/phas...
Thermal FEA Heat load from RD53A chip For the cooling capacity calculations and the FEA simulations the heat load of the RD53A chip is required. Power from the RD53A...
PCB and wirebonding details for the various Assemblies are given here. Quad Flex v1.11 FLEX1 2.BPX: Quad Flex v1.11 Wire bonding program for BJ820 Zip file...
CO2 cooling The CO2 cooling of the pixel endcap system is being developed by Manchester in collabraotion with Glasgow, Sheffield and Lancaster. Some useful info on...
24th 25th June 2015 Manchester INDICO: https://indico.cern.ch/event/402689/ 10 11th December 2013 Manchester INDICO agenda, slides etc : https://indico.cern.ch/event...
WP2 meetings WP2 currently holds bi weekly phone/vidyo meetings on Tuesdays at 11:00, face to face meetings every six weeks or so, and occasional `overlap` meetings...
Wafer Probing Info Notes The following modifications should be made to the Probe Card (FE I4A only) Add solder jumper to right side of T1 Add solder jumper...
Flip chip bump deposition at CEA Leti and Flip chip at Advacam The first phase of the development with CEA Leti was the deposition of copper pillars with SAC solder...
Thin chip assemblies To be able to flip chip very thin ROICs addtional work is required to prevent the ROIC from bowing duringthe solder re flow process. At present...
Flip chip bonding at STFC RAL STFC/RAL are developing a fine pitched Indium flip chip process. The samples first have an under bump metal (UBM) layer deposited upon...
The connective task has two main areas of work, TSV and flip chip bonding development. Flip chip bonding at STFC RAL STFC/RAL are developing a fine pitched Indium...
25/07/2012 The Quad assemblies 2 and 3 are made with full thickness ROIC as there is a worry about wafer bow and unbonded edge pixels. Stock Location StatusOfAssemblies...
Indium Bumped Modules This page will serve as a database for characterisation of Indium Bumped Modules developed at RAL. Indium bumps require pressure only to make...
SLAC Testbeam May 2014 This page catalogues each experimental setup, GeoIDs and run numbers. For details on reconstruction see here. Enjoy! Quad5, 250x50 DUTs...
`Open Rings` Endcap Layout (Previously known by a number of different names e.g. `concentric diskettes`.) Motivation and Description A couple of talks showing the...
Pixel Endcaps in the LoI (Cartigny) Layout The drawings below show 3 possible types of pixel endcap disks in the LoI, or `Cartigny` layout of the upgraded inner tracker...
JoleenPater 2013 08 13 Stepped Geometry Prototype NB this prototype was shelved in 2013 when the Open Rings layout was adopted. Peter Sutcliffe`s drawings for a...
Reconstruction This page serves as a central hub for information on the reconstruction and analysis effort of UK Test Beam data. Versions of software in use:...
There are a number of FE I4 wafers A and B that belong to the UK for the ATLAS module upgarde project. Wafers wafer metal.gds.zip: FE I4A Top metal layer GDS...
FEI 4 Documentation Documentation for FEI can be found at https://espace.cern.ch/atlas pixel upgrade elec/Final%20Design/Reference/ (NB: Requires cern id and...
Assembly 5 Device IV after flip chip and mouting on the SCC. Assembly5 02082012.pptx: Presentation of scans performed on Assembly 5 VTT Assembly5 3200e 100V...