

Pixel DAQ Overview

Andreas Korn
University of
Edinburgh

Andreas.Korn@cern.ch





Introduction

- Need to arrive on a solution for larger tests and eventual full scale readout of Pixels/Strips
- Sharing between Pixels/Strips as in the past desirable
- Easy use of existing PixelDAQ
- Discussed with: Matt Warren, Peter Phillips, Craig Buttar
- Slides & pictures stolen from various people
(ATCA : Su Dong, Mike Huffer, Martin Kocian, etc)
- Note IBL discussion this Friday:
<https://indico.cern.ch/conferenceDisplay.py?confId=254325>
- Today: overview of what is out there



Readout Options Overview

- Single (few e.g. 4) chip
 - TurboDAQ (no new systems)
<http://physik2.uni-goettingen.de/~jgrosse/TurboDAQ/>
 - USBPix
<http://icwiki.physik.uni-bonn.de/twiki/bin/view/Systems/UsbPix>
 - SEABAS
<http://rd.kek.jp/project/soi/seabas.html>



Readout Options Overview

- Multi module

- ROD

- <https://twiki.cern.ch/twiki/bin/view/Main/AtlasSiliconRodGroup>

- IBLROD

- <https://indico.cern.ch/getFile.py/access?subContId=0&contribId=0&resId=0>

- ATCA system Gen1 RCE

- ATCA system Gen3 COB (future)


- <https://indico.cern.ch/materialDisplay.py?contribId=168&sessionId=10&ma>

- FELIX (GBL concentrator) based (future)

- <https://indico.cern.ch/materialDisplay.py?contribId=115&sessionId=10&ma>



Readout Option: ATCA Gen1




- Flexible system based on SLAC components
- Gen1 deployed in several locations (SLAC, CERN, Geneva, Glasgow, Liverpool)
- In current configuration upto 8 FEI4 per RCE
- Cost: shelf >2k, RCE ~700, HSIO <2k, CIM




ReadOut Options: ATCA Gen1

- ATCA
 - Advanced Telecom Computing Architecture
- RTM
 - Rear Transition Module plugs into the back of a crate
- HSIO
 - HighSpeed Input/Output
- RCE
 - Reconfigurable Cluster Element



ATCA: Advanced Telecom Computing Architecture


Typical (5 slot) ATCA crate





Readout Option: ATCA Gen3


- Gen2 development scrapped
- Cluster on a Board (COB)
- Xilinx Zynq based
- improved performance
- Improved board density
- Some crateless operation
- Timescale: next year?






Readout Option: ATCA Gen3

7+7 COBs (ROD+ROS) in 1 crate
Full System ~252 inputs => 3 crates



Conclusions

- Many readout options exist
- For single chips, keep relying on USBPix
- For stave/module setups no longer term solution emerging yet
- For short term ATCA Gen1 solution seems most promising (upgrade to Gen3 seems possible)



Bonus Slides





Readout Options Overview

- Single (few) chip
 - TurboDAQ (no new systems)
 - USBPix
 - SEABASS
- Multi module
 - ROD
 - IBLROD
 - ATCA system Gen1 RCE
 - ATCA system Gen3 COB (future)
 - FELIX (GBL concentrator) based (future)




READOUT details: TurboDAQ

- Old legacy system
- Reads one module at a time
- Power & Interlock with SurfBoard
- Still defacto standard for qualifications
- Adaption to FEI4?




READOUT details: SEABAS



- Based on KEK board, quite flexible
- Handles upto 4 FEI4's, also used with upto 32 strip hybrids
- cost: 2k





READOUT details: USBPix





- Quite flexible (FEI3, FEI4, Medipix,)
- In general handles one chip at a time
- Most common FEI4 single chip test setup
- < 1kEuro

Pixel ReadOut: ROD

- upto 28 Modules can send data with 40(L2), 80(L1, Disk) or 160 Mbit(B)
- 4 LVDS connections to Module: Clock, DataIn, 2 x DataOut
- optoBoard services 6/7 modules, converts electrical to optical
- BackOfCrate card encodes clock/data, decodes in 40MHz streams
- ReadOutDrive with 4+1 DigitalSignalProcessors and 1GB RAM





OptoBoard







PixReadOut: ROD






FEI3 vs FEI4






PixReadOut: IBLROD



- Updated ROD architecture
- Better debugging and calibration dataflow
- Removed bottlenecks: S-Link & now upto 32 FEI4 160 Mb.s links
- Tests & commissioning ongoing



PixReadOut: IBLROD




- Updated ROD architecture
- Better debugging and calibration dataflow
- Removed bottlenecks: S-Link & now upto 32 FEI4 160 Mb.s links
- Tests & commissioning ongoing




ReadOut Option: FELIX


- Interfacing to Front End LinX
- Any DAQ done via ethernet on PCs
- So far vaporware
- Could be interesting long term








ReadOut Option: comparison





Current Pixel Module/Silicon Sensor


Good spatial resolution
→ $50\mu\text{m} \times 400\mu\text{m}$ Pixels
Fast readout (25ns beam crossing)
Radiation hardness
→ Hybrid chip technology
 $0.25\mu\text{m}$ CMOS FrontEnd
1 sensor bump bonded
to 16 **FrontEnd chips**
which are connected to a
ModuleControllerChip





New Pixel FrontEnd Chip FE-I4


- Much larger chip area
→ fewer chips cover a module
- Better resolution:
→ 50 μ m x 250 μ m Pixels
(25 μ m x 150 μ m in preparation)
- Can now handle higher occupancy






Current ATLAS Trigger/DAQ

Trigger




DAQ





READOUT details

Example case: IBL readout with old VME RODs:





Acronyms

- FE-I3 – current Pixel front end chip
- FE-I4 – Pixel front end chip for IBL
- ABC chip – current silicon strip readout chip
- ABC130N- upgraded strip readout chip
- MCC -Module Controller Chip to readout 16 FEI3
- Optoboard -
- HCC – Hybrid Controller Chip
- ROD - Read Out Drive
- TTC- Trigger Timing and Control



Acronyms


- TIM – TTC Interface Module – send clock + trigger
- GBT – Gigabit Transceiver
- S-Link – sends data from ROD to ROS
- ROB – ReadOut Buffer
- ROBIN – physical card housing ROB's in the ROS
- ROL – ReadOut Link
- ROS – Read Out System
- TX/RX plugin – optical transmission/receiving plugging on the BOC

•



Acronyms

- ATCA – Advanced Telecom Computing Architecture
- RTM – Rear Transition Module plugs into the back of an ATCA crate
- HSIO – HighSpeed Input/Output
- TOT – Time Over Threshold
- TDAC – Threshold DAC
- FDAC – Feedback DAC
- SBC -Single Board Computer, controls the DAQ crate, also RCC (ROD Crate Controller)
- FTK – Fast Tracker (L)



Acronyms

- BCR – Bunch Counter Reset
- ECR – Event Counter Reset
- L1A – Level 1 Trigger Accept Signal
- LVDS – Low Voltage Differential Signal