

GU project status


G. Parès – A. Berthelot

CEA-Leti-Minatec


16-05-2013

Customer initial requirements


- Objectives :
 - To supply thin wafers in order to test the dicing & the stacking of a detector on read out chip for ATLAS experiment
- Project requirements :
 - Process on FE I4 functional wafers / 200 mm
 - Need to have interconnects between ROIC and detector → μ bumps
 - Thin ROIC required → 100 μ m
 - Wafers debonding
 - Dicing & detector stacking will be done by Advacam (SME, spin-off of VTT)
 - Wafers bow measurements done by Scottish Microelectronic Center (SMC), GU leading
- Incoming wafers
 - Wafer diameter: 200mm
 - Wafer thickness: \sim 725 μ m
 - IC Technology: 130 nm / IBM
 - Number of wafers provided: 10




Process flow proposal – Runs 1 & 2




Process flow proposal – Run 3: R&D





Incoming wafers




Front side μ bumps




Temporary bonding




Thinning to 100 μ m or more if needed



Stress compensation layer



Debonding




Taping & delivering to SMC



RUN 3 : delivering of two debonded thin wafers + stress compensation layer to SMC

Process flow proposal – Runs 4 & 5 : R&D



LETI proposal

■ Technical proposal

- Layout of Micro-bumps level
- **RUN 1** : Delivery to Advacam of two FE I4 wafers with μ bumps on front side / without thinning (725 μ m) → **D1**
- **RUN 2** : Delivery to SMC of two FE I4 thinned wafers (100 μ m) + μ bumps on front side – **D2**
- **RUN 3** : Delivery to SMC of two FE I4 thinned wafers + backside stress compensation + μ bumps on front side → **D3**
- **RUN 4** : Delivery to SMC of two FE I4 thinned wafers + Optimized backside stress compensation + μ bumps on front side → **D4**
- **RUN 5** : Delivery to Advacam of two FE I4 thinned wafers + Optimized backside stress compensation + μ bumps on front side → **D5**
- Optimized thickness of Si will be adapted after run2 if needed (150 μ m possible).
- Stress compensation layer will be chosen in the LETI materials according to SMC wafer bow/warpage measurements / One single trial, no specific stress study.
- Every functional wafers will be chipped with dummies wafers.

■ LETI needs :

- GDS files of FE I4 chips : top metal & passivation
- FE i4 Wafer mapping / wafer step plan
- Layer table
- Ten FE I4 wafers (10)

Planning & deliverables proposal

- Proposed planning / 8 months duration

	Task	Owner	Month 1	Month 2	Month 3	Month 4	Month 5	Month 6	Month 7	Month 8
FE I4 wafers	μbumps Layout & masks	Open 3D	█	█	█					
	3D Technology run 1	Open 3D		█	█	█				
	3D Technology run 2	Open 3D		█	█	█	█			
	3D Technology run 3	Open 3D		█	█	█	█	█		
	3D Technology run 4	Open 3D		█	█	█	█	█	█	
	3D Technology run 5	Open 3D					█	█	█	█
	Bow measurement	SMC					█	█		
	Dicing - Stacking	Advacam					█			█
Deliverables	LETI - Open 3D					D1	D2	D3	D4	D5


- Deliverables :

- D1 : μbumps GDS files + 2 FEI4 wafers (725μm) with μbumps on front side
- D2 : 2 thinned FEI4 wafers to 100 μm with μbumps on front side / debonded on tape
- D3 : 2 thinned FEI4 wafers to 100 μm with μbumps on front side + stress compensation layer / debonded on tape
- D4 : 2 thinned FEI4 wafers to 100 μm with μbumps on front side + optimized stress compensation layer / debonded on tape
- D5 : 2 thinned FEI4 wafers to 100 μm with μbumps on front side + stress compensation layer / debonded on tape / Advacam


Financial proposal

- Financial proposal :
 - μ bumps design, layout & mask
 - 3D technology on ten FEI4 wafers provided by Glasgow University including :
 - μ bumps on front side
 - Temporary bonding
 - Si thinning
 - Stress compensation layer implementation
 - Debonding & taping
 - Shipping to SMC and Advacam
 - Five different runs
- Total price : **97 000 €**
- Payment conditions :
 - 36 000 € @ 31/03/2013
 - 61 000 € @ the end of the project

RUN1 results



Incoming wafers




Front side μ bumps



RUN 1 : delivering of two wafers to Advacam


- 2 wafers with copper μ bumps
 - Start date = 8/03/13
 - Shipping date to advacam = 23/04/13

Process Flow



- Control
- Back side and front side cleaning
- Preclean + seed layer deposition Ti 100nm + Cu 400nm
- Photolithography « μ Bump », negative photoresist
- Flash O₂
- ECD Cu 10 μ m + SAC 8 μ m
- Stripping
- Cu 400nm + Ti 100nm wet etch
- SAC reflow



Control before process





Observations before process

- 2 wafers provided by Glasgow university
- Control before process: some particles have been observed
- A front side specific cleaning has been performed → number of particles decreased

μ Bump litho




Observations after the photolithography step



- The position of alignment marks designed by LETI is not correct
- Alignment of μ bump level has been performed on the metal pads directly
→ OK
- μ bump diameter=30 μ m



μBump ECD Cu-SAC





μbumps height measurements after ECD step (wafer map on the 2 wafers)

- ECD Cu 10μm + SAC 8μm
- Strip + μbump height measurements:
 - P24: mean=17.33μm – unif = 3.18%
 - P25: mean=17.48 – unif=4.08%

μ Bump after SAC reflow




Observations after SAC reflow



- Seed layer etch + SAC reflow
- 2 probes resistance measurement ≈ 2.5 Ohm on 2 μ bump chain on top metal

RUN2/3 status

- 4 wafers with copper μ bumps + temporary bonding + thinning 100 μ m + stress compensation (run 3)
 - Start date = 12/04/13 (1 month delay vs RUN1)
 - Incoming inspection = some big particules



- Current status = @ seed removal after μ bump Cu/SAC ECD
- Short loop with μ bumps/Si monitors for temporary bonding and thinning setup in progress

RUN4&5

- Waiting 4 remaining wafers from GU → planning will be shifted accordingly

Temporary bonding solutions

- Move from Brewer HT10.10 Science slideoff to BSI ZoneBond technology

Wafer bonding in LETI

- Permanent Bonding (with or without alignment)
 - Direct bonding (Oxyde, Metallic)
 - Anodic Bonding
 - Metallique Thermocompression
 - Eutectique Bonding
 - Polymer Bonding


- Temporary Bonding (without alignment)
 - Zone Bond Process
 - 3M WSS Process

Temporary Bonding

- Requirement
 - Bonding with important topology
 - 10-60 μm of electrical bumps
 - Thinning down to 50-100 μm
 - Backside processing @200°C
 - Cold debonding
- Good throughput
- “Universal”

Temporary Bonding

■ Zone Bond Process




Temporary Bonding

- Zone Bond Tool



Bonder




Debonder


Temporary Bonding

■ WSS 3M Process

Device Gluing




LTHC carrier bonding and UV curing




Back thinning, processing and taping




Laser lift-off



Mechanical carrier debonding



Glue peel off using speifique tape



Temporary Bonding

- Yushin Tool



Bonder



Debonder

Temporary Bonding

- **Advantages** and challenges
- ZoneBOND:
 - Glue choice
 - **Silicon carrier or transparent carrier**
 - **Chemical polymer cleaning after debonding**
 - Chemical resistance of the tape
 - Low bonding energy
 - Specific carrier (availability, cost)
 - **New debonding tool**
- WSS 3M
 - **Cured polymer**
 - Important bonding energy
 - Tool maturity
 - Specific polymer
 - Polymer residues after debonding
 - Specific LTHC treatment (availability, cost...)
 - None transparent glass wafer


Pick& place at LETI

Pick & Place tools at LETI



Datacon 2200 apm+



Panasonic FCB3




Tool specifications

	Datacon 2200 apm+	Panasonic FCB3
Alignement accuracy (3σ)	$\pm 7\mu\text{m}$	$\pm 3\mu\text{m}$
Bonding speed (units/h)	2000 @ $\pm 7\mu\text{m}$ 3000 @ $\pm 25\mu\text{m}$ 1000 @ $\pm 7\mu\text{m}$ with dispensing or dipping	2000 @ $\pm 3\mu\text{m}$
Bonding force	1-50N	5-490N
Chuck temperature (substrate)	Up to 250°C	Up to 150°C
Bond head temperature (chip)	Up to 350°C	Up to 500°C
Bonding cycle complexity (time, temperature, force)	Single step available (only one set of parameters during the cycle) 	Multiple steps available 
Substrate size	Up to 200mm diameter <3mm thickness	Up to 300mm diameter <3mm thickness
Chip size	0.8x0.8 up to 25x25mm ²	1x1 up to 20x20mm ²
Flip chip unit	Available	Available
Chip packing for pick-up	Wafer/tape Waffle pack Gel-pak®	Wafer/tape Waffle pack (flip mandatory) Gel-pak® (no flip available)
Dispensing unit	Available	Available
Dipping unit	30 and 50μm depth	20μm depth

Micro fluidic passive interposer (project with CERN)


- Direct bonding with main steps:
 - Surface preparation (critical): Hydrophilic or hydrophobic
 - Bonding under vacuum
 - Baking at high temperature
 - SAM control
 - Test under high pressure > 100 bar



Open 3D™ technological offer










◆ Technological modules definitions :

- ◆ TSV
- ◆ RDL
- ◆ Interconnections
- ◆ Stacking
- ◆ Packaging with partner collaboration









Open 3D™ technological offer

Technological modules










<p>◆ TSV Last</p>	<p>AR 1:1</p> 	<p>AR 2:1</p> 	<p>AR 3:1</p> 
<p>◆ Interconnections</p>	<p>Micro-bumps</p> 	<p>Landing micro-bumps</p> 	<p>Pillars</p> 
<p>◆ Under Bump Metallurgy (UBM)</p> 			
<p>◆ Redistribution layer (RDL)</p> 			
<p>◆ Stacking : D2W</p> 			

DRM / DK / layout / masks

<p>TSV</p> 	
<p>Interconnections</p> 	
<p>UBM</p> 	
<p>RDL</p> 	
<p>Stacking</p> 	

Open 3D™ technological offer / TSV


TSV Gallery

TSV diameter	30 μm	40 μm	50 μm	60 μm
AR 1:1 & 1.5:1				
AR 2:1	Not yet demonstrated 		Available Not yet required 	
AR 3:1	Not yet demonstrated 		Available Not yet required 	Not yet demonstrated 

Open 3D™ technological offer / TSV


TSV DRM & schematic

- Wafer size : 200 & 300 mm
- TSV type : via last / Cu liner
- Minimum pitch : 80 μm (for 40 μm TSV)
- TSV diameter : 40 to 100 μm
- Aspect Ratio (AR) : from 1:1 to 3:1




TSV morphological & electrical results


AR 1:1



AR 2:1





AR 3:1



TSV characteristics

TSV geometry	R (m Ω)	C (pF)	Elec. Yield	Insul. (M Ω)	I _{leak} (A)
TSV _{60 / 80}	15.1	0.57	100 %	> 100	-
TSV _{60 / 120}	19.1	0.82	100 %	> 100	1.3 10 ⁻⁹ @ 10V 3.1 10 ⁻⁹ @ 50V
TSV _{40 / 80}	20.1	0.46	> 99%	> 100	-
TSV _{40 / 120}	30.4	0.63	> 99%	> 100	7.4 10 ⁻⁹


Electrical tests results



Open 3D™ technological offer / Micro-bumps



Micro-bumps DRM & schematic

- Wafer size : **200 & 300 mm**
- Micro-bumps material : **Cu post / SnAg solder**
- Minimum pitch : **50 μm**
- Micro-bumps diameter : **25 μm**
- Micro-bumps thickness : **Cu 17 μm / SnAg 10 μm**





Micro-bumps Morphological & electrical results


Micro-bumps before reflow



Micro-bumps after reflow




Micro-bumps characterization



Open 3D™ technological offer / Landing micro-bumps



Landing micro-bumps DRM & schematic

- Wafer size : **200 & 300 mm**
- Landing micro-bumps material : **Cu post / NiAu protection possible**
- Minimum pitch : **50 μm**
- Landing micro-bumps diameter : **25 μm**
- Landing micro-bumps thickness : **Cu 10 μm / NiAu 1.2 μm**





Landing micro-bumps Morphological & electrical results


Landing micro-bumps with protective layer



Landing micro-bumps w/o protective layer




Landing micro-bumps on top metal



Open 3D™ technological offer / Pillars


Pillars DRM & schematic

- Wafer size : 200 & 300 mm
- Pillars material : Cu stud / SnAg solder
- Minimum pitch : 120 μm
- Pillars diameter : 60-80 μm
- Pillars thickness : Cu 35-40 μm / SnAg 25-30 μm




Pillars Morphological & electrical results

Pillars






Pillars cross section



Pillars characteristics

	R (m Ω)	Elec. Yield
Pillars	50	100 %




Pillars integration with TSV

Open 3D™ technological offer / UBM


UBM DRM & schematic

- Wafer size : **200 & 300 mm**
- UBM material : **TiNiAu**
- UBM thickness : **0.5 – 10 μm**
- UBM minimum width : **30 μm**
- UBM minimum pitch : **60 μm**




UBM Morphological & electrical results

Backside and frontside UBM possible





Different shape possible :

- Square
- Polygons
- Circle



Two possible technologies :


- Metal sputtering / thickness range : 0.5 – 1 μm
- ECD / thickness range : 1 – 10 μm



Open 3D™ technological offer / RDL


RDL DRM & schematic

- Wafer size : **200 & 300 mm**
- RDL material : **Cu / protective layer possible**
- RDL thickness : **1-10 μm**
- RDL minimum width : **20 μm**
- RDL minimum space : **20 μm**



RDL Morphological & electrical results



Backside Cu RDL



RDL characteristics

	Insolation between lines	$I_{leak} @ 10V (A)$	Elec. Yield
RDL	> 6.0 GΩ	$1.6 \cdot 10^{-9}$	100 %

Cu RDL integration : Solder bumps on RDL + passivation




Open 3D™ technological offer / Stacking

Solder bumps DRM & schematic


- Wafer size : **200 & 300 mm**
- Solder bumps material : **Cu stud / SnAg solder**
- Minimum pitch : **120 μm**
- Solder pillar diameter : **60-80 μm**
- Solder pillar thickness : **Cu 35-40 μm / SnAg 25-30 μm**

Solder bumps Morphological & electrical results



Solder bumps characteristics



mps



EVG 560



SET FC 300

Cost estimation for full interposer

process steps
Seed deposition Ti/Cu
Photo μbumps FS
ECD Cu/SAC
Stripping
Seed Cu/Ti etch
Reflow
Glue spin coating
BONDING
GRINDING (4 steps)
CMP
LTO Déposition
VIAS Photo
VIAS HM etch
VIAS Si etch
VIAS PMD etch
PASSIVATION Deposition
PASSIVATION Gravure
VIAS Stripping
CONTACTS Photo
CONTACTS etch
CONTACTS Stripping
Seed deposition Ti/Cu
RDL Photo
RDL Cu ECD
RDL Stripping
RDL anneal
SEED LAYER etch
ELECTRICAL TESTS
PASSIVATION Photo
ELECTRICAL TESTS
UBM deposition
Photo UBM
UBM etch (4 steps)
Stripping
Debonding
Cleannig glue
Dicing tape mounting
Dicing chips
Tape UV release
Chips pick out
handling and box packaging

- 66 main steps
- Estimate cost (not contractual) for 10 wafers = 150 kEuros
- for 1000 wafers need more feasibility study for cost evaluation and processing capability

leti

LABORATOIRE D'ÉLECTRONIQUE
ET DE TECHNOLOGIES
DE L'INFORMATION

CEA-Leti
MINATEC Campus, 17 rue des Martyrs
38054 GRENOBLE Cedex 9
Tel. +33 4 38 78 36 25

www.leti.fr



Thank you for your attention



énergie atomique • énergies alternatives

